a new method for verilog HDL code generation by templates, implemented using python and jinja2.
a new method for verilog HDL code generation by templates, implemented using python and jinja2.
License
sorousherafat/verilogen.py
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
a new method for verilog HDL code generation by templates, implemented using python and jinja2.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published