Skip to content
/ Basic-combinational-logic-VHDL Public

This repository contains synthesizable VHDL code for basic combinational logic circuits such as Adder with register, 2:4 decoder, 4:2 priority encoder, Multiplier with register and other circuits.

License

MIT license
1 star 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

saibhargav1508/Basic-combinational-logic-VHDL

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits

LICENSE.txt

LICENSE.txt

 
 

README.md

README.md

 
 

add_pipe.vhd

add_pipe.vhd

 
 

datapath.vhd

datapath.vhd

 
 

dec2to4.vhd

dec2to4.vhd

 
 

enc4to2.vhd

enc4to2.vhd

 
 

mult_pipe.vhd

mult_pipe.vhd

 
 

reg.vhd

reg.vhd

 
 

reg_single.vhd

reg_single.vhd

 
 

Repository files navigation

Basic-combinational-logic-VHDL

This repository contains synthesizable VHDL code for basic combinational logic circuits such as Adder with register, 2:4 decoder, 4:2 priority encoder, Multiplier with register and other circuits.

About

This repository contains synthesizable VHDL code for basic combinational logic circuits such as Adder with register, 2:4 decoder, 4:2 priority encoder, Multiplier with register and other circuits.

Topics

combinational-logic vhdl-code

Resources

Readme

License

MIT license
Activity

Stars

1 star

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages