Control and Automation Engineer interested in ASIC/FPGA design and synthesis.
Block or Report
Block or report rafafigueredoviana
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
RISCV_MCU_CYCLONEV
RISCV_MCU_CYCLONEV PublicA basic implementation of the RISCV core into a DE10nano FPGA board.
-
riscv_verilator_model
riscv_verilator_model PublicForked from aignacio/riscv_verilator_model
RISCV model for Verilator/FPGA targets
C 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.