Tool to create a devicetree from a sopcinfo file generated by Altera
More info available at: http://www.alterawiki.com/wiki/Sopc2dts http://rocketboards.org/foswiki/Documentation/DeviceTreeGenerator140
forked from altera-opensource/sopc2dts
-
Notifications
You must be signed in to change notification settings - Fork 0
Altera Device Tree Generator Tool to create device trees for SoC systems that contain FPGA designs created using Qsys.
License
raetro-sigs/tools-sopc2dts
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Altera Device Tree Generator Tool to create device trees for SoC systems that contain FPGA designs created using Qsys.
Topics
Resources
License
Stars
Watchers
Forks
Languages
- Java 98.9%
- Makefile 1.1%