Skip to content
View pratikbhuran's full-sized avatar
1 follower · 3 following
Block or Report

Block or report pratikbhuran

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
pratikbhuran/README.md

Pinned

  1. Voting_Machine Voting_Machine Public

    Voting machine implemented in verilog

    Verilog 9 1

  2. Memories Memories Public

    Random Access Memories designed in Verilog

    Verilog

  3. synchronous_fifo synchronous_fifo Public

    Verilog

  4. RAM RAM Public

    RAM designs

    Verilog

  5. Parameterized-Designs Parameterized-Designs Public

    Verilog designs that are parameterized to fit any value of parameter.

    Verilog

  6. sequence_detector_mealy sequence_detector_mealy Public

    Detect the sequence 11x1 in verilog using mealy FSM.

    Verilog