WIP: SBI for QEMU RISC-V

[orangecms]

Signed-off-by: Daniel Maslowski info@orangecms.org

[codecov]

Codecov Report

Merging #584 (cec1d8d) into main (8909bbe) will decrease coverage by 2.15%.
The diff coverage is 0.00%.

❗ Current head cec1d8d differs from pull request most recent head 82363d6. Consider uploading reports for the commit 82363d6 to get more accurate results

@@            Coverage Diff             @@
##             main     #584      +/-   ##
==========================================
- Coverage   20.41%   18.25%   -2.16%     
==========================================
  Files          28       33       +5     
  Lines         872      975     +103     
==========================================
  Hits          178      178              
- Misses        694      797     +103     

Impacted Files	Coverage Δ
.../mainboard/emulation/qemu-riscv/sbi/src/execute.rs	0.00% <0.00%> (ø)
...ation/qemu-riscv/sbi/src/feature/emulate_rdtime.rs	0.00% <0.00%> (ø)
...emulation/qemu-riscv/sbi/src/feature/sfence_vma.rs	0.00% <0.00%> (ø)
.../mainboard/emulation/qemu-riscv/sbi/src/hal/mod.rs	0.00% <0.00%> (ø)
...ard/emulation/qemu-riscv/sbi/src/hart_csr_utils.rs	0.00% <0.00%> (ø)

---

Continue to review full report at Codecov.

Legend - Click here to learn more
Δ = absolute <relative> (impact), ø = not affected, ? = missing data
Powered by Codecov. Last update 8909bbe...82363d6. Read the comment docs.