Skip to content

Issues: openhwgroup/cva6

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

176 Open 735 Closed
176 Open 735 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

How to Include apb_uart notCV32A65X It is not an CV32A65X issue
#2099 opened May 3, 2024 by dvusingh
@sjthales
1
Error in gcc-toolchain-builder build Type:Question For general questions
#2091 opened May 1, 2024 by cllll402
1 task done
@JeanRochCoulon
2
[TASK] support only direct mode for trap (enable by configuration) Component:RTL For issues in the RTL (e.g. for files in the rtl directory) CV32A65X Part: Embedded configuration Type:Task Project related task
#2088 opened Apr 30, 2024 by ASintzoff
1 task done
@JeanRochCoulon
AXI UVM issue when integrating HPDCache Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2076 opened Apr 25, 2024 by JeanRochCoulon
1 task done
@AEzzejjari
7
[BUG] <Test timeout when randomizing delay between AXI Write Address and Write Data> Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2075 opened Apr 25, 2024 by AEzzejjari
1 task done
@yanicasa
Purpose of AXI_BUS, axi_master_connect dependency with axi_switch_vif in uvm_testbench
#2071 opened Apr 23, 2024 by dvusingh
@AEzzejjari
3
[AXI dv Plan]: Minor feedback Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2065 opened Apr 22, 2024 by ludovicpion
1 task done
@AEzzejjari
2
[BUG] Failure to Trigger NX Exception Under Specific Microarchitectural Conditions Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2062 opened Apr 20, 2024 by youzi27
1 task done
[BUG] Incorrect Result from 'fdiv' Operation Leading to Negative Infinity Instead of Smallest Negative Number notCV32A65X It is not an CV32A65X issue PARAM:FPU Issue depends on the FPU parameter Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2060 opened Apr 20, 2024 by youzi27
1 task done
2
[BUG] Incorrect Accumulation of ‘OF’ Flag in fflags After Executing fsqrt.d on Infinity notCV32A65X It is not an CV32A65X issue PARAM:FPU Issue depends on the FPU parameter Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2058 opened Apr 18, 2024 by youzi27
1 task done
2
1
[BUG] Unexpected Rounding Behavior During fsqrt.d Execution notCV32A65X It is not an CV32A65X issue PARAM:FPU Issue depends on the FPU parameter Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2057 opened Apr 18, 2024 by youzi27
1 task done
2
[BUG] External supervisor mode interrupt CV32A60AX Part: Application configuration (former "step1") CV32A65X Part: Embedded configuration Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2056 opened Apr 18, 2024 by AyoubJalali
1 task done
@JeanRochCoulon
1
[BUG] Allowing illegal access to addresses outside the PMP range and memory boundaries. Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2055 opened Apr 18, 2024 by youzi27
1 task done
6
[BUG] riscv-arch-tests no longer executed in CI Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2050 opened Apr 17, 2024 by niwis
1 task done
@MarioOpenHWGroup
1
what the flag of the RV_test pass or failed with spike
#2049 opened Apr 17, 2024 by xusq123
1 task done
[BUG] Hardcoded 300s Timeout Issue during VCS Compile/RTL Simulation in cva6.py Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2048 opened Apr 17, 2024 by xiaoweish
1 task done
@valentinThomazic
2
Parametrization: dependencies with HPDCache Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2033 opened Apr 11, 2024 by JeanRochCoulon
1 task done
@cfuguet
4
Use only cva6_cfg parametrization structure Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2027 opened Apr 10, 2024 by JeanRochCoulon
1 task done
@AyoubJalali
[BUG] uvme_exception_covg and uvme_illegal_instr_covg not compliant LRM Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2026 opened Apr 10, 2024 by CoralieAllioux
1 task done
[BUG] PMPCFG WARL behavior Component:SpikeTandem Issue that impacts Spike Tandem operation Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2024 opened Apr 9, 2024 by AyoubJalali
1 task done
@MarioOpenHWGroup
8
[BUG] AXI bus trouble with write-back cache notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2006 opened Apr 5, 2024 by nlthales
1 task done
1
Warning : Accessing non-existent CSR with address, Illegal exception should raize Status:Stale Issue or PR is stale and hasn't received any updates.
#2000 opened Apr 3, 2024 by dvusingh
1
[Possible Issue] Instruction retire counters are incremented and updated simultaneously CV32A65X Part: Embedded configuration Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#1997 opened Apr 2, 2024 by salaheddinhetalani
1 task done
2
Fence of I/O implies memory menvcfg field FIOM unintentional update Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#1989 opened Apr 1, 2024 by salaheddinhetalani
1 task done
Additional alignment constraints of the vector base address are not honored in vectored mode Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#1987 opened Apr 1, 2024 by salaheddinhetalani
1 task done
ProTip! Add no:assignee to see everything that’s not assigned.