[Enhance] Enable full precision training on Ascend NPU. #3044
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Ginray
force-pushed
the
master_enable_full_precision
branch
from
d9b7570
to
5e73db9
Compare
|
Hi @Ginray, |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Motivation
We will support full precision training on the next generation Ascend NPU, so there is no need to enable mixed precision by default.
Modification
Determine whether the current chip supports full precision training, and automatically enable mixed precision.
BC-breaking (Optional)
Not affected.
Use cases (Optional)
We have verified the correctness on the Ascend NPU.