Skip to content

TST: Add CPU Dispatch test for RISC-V Vector Extenson. #3580

TST: Add CPU Dispatch test for RISC-V Vector Extenson.

TST: Add CPU Dispatch test for RISC-V Vector Extenson. #3580

Triggered via pull request May 10, 2024 10:18
Status Success
Total duration 7m 15s
Artifacts

linux_blas.yml

on: pull_request
OpenBLAS (Fedora, no pkg-config, LP64/ILP64)
5m 4s
OpenBLAS (Fedora, no pkg-config, LP64/ILP64)
FlexiBLAS (LP64, ILP64 on Fedora)
4m 36s
FlexiBLAS (LP64, ILP64 on Fedora)
OpenBLAS with CMake
2m 20s
OpenBLAS with CMake
Debian libblas/liblapack
1m 54s
Debian libblas/liblapack
OpenSUSE Netlib BLAS/LAPACK
2m 21s
OpenSUSE Netlib BLAS/LAPACK
MKL (LP64, ILP64, SDL)
4m 53s
MKL (LP64, ILP64, SDL)
BLIS
2m 1s
BLIS
ATLAS
2m 9s
ATLAS
Matrix: openblas32_stable_nightly
Fit to window
Zoom out
Zoom in