risc-v-precomputer

This RISC V precomputer was a one-day project to write a semi-comprehensive RISC V interpreter using the RV32IM standard. We initially developed this for a class compilers assignment, and the point of this interpreter is to completely simulate a program and save its output.