Skip to content
View nelsoncsc's full-sized avatar
78 followers · 6 following

Achievements

Achievement: Starstruck
BetaSend feedback

Achievements

Achievement: Starstruck
BetaSend feedback
Block or Report

Block or report nelsoncsc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
nelsoncsc/README.md
  • Hi, I’m Nelson Campos, a Senior Hardware Hardware Design Engineer working with Image Signal Processors at ARM in Manchester.
  • I hold a BSc and MSc in EE and a PhD in CS.
  • I’m interested in Digital Hardware Design and Verification, Digital Signal Processing, Vision Systems and Computer Arithmetic.
  • 📫 You can reach me on Linkedin: https://linkedin.com/in/nelsoncsc
  • 🌎 My personal blog: https://sistenix.com

Popular repositories

  1. ISP_UVM ISP_UVM Public

    A Framework for Design and Verification of Image Processing Applications using UVM

    SystemVerilog 82 36

  2. easyUVM easyUVM Public

    A simple UVM example with DPI

    SystemVerilog 33 15

  3. sv_image sv_image Public

    Reusable image processing modules in SystemVerilog

    SystemVerilog 32 8

  4. FFT FFT Public

    Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm

    SystemVerilog 14 3

  5. basic_uvmc_oct basic_uvmc_oct Public

    A simple UVM testbench using UVM Connect and Octave

    SystemVerilog 8 1

  6. sv_math sv_math Public

    Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog

    SystemVerilog 7 2