Skip to content
View muhammadtalhasami's full-sized avatar
🎯
Focusing
🎯
Focusing
9 followers · 6 following
Block or Report

Block or report muhammadtalhasami

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
muhammadtalhasami/README.md

logo

Hi 👋, I'm Muhammad Talha

Typing SVG

micro chip

muhammadtalhasami

  • 🔭 I’m currently working on merl at UIT University as a Research Trainee

  • 🌱 I’m currently learning RISC-V ISA | FPGA | VLSI-ASIC DESIGN

  • 👯 I’m looking to collaborate on RISC-V

  • 👨‍💻 All of my projects are available on at https://github.com/muhammadtalhasami

  • 📫 How to reach me muhammadtalhasami03@gmail.com

Connect with me:

https://www.linkedin.com/in/muhammad-talha-848005296/

Languages and Tools:

cplusplus matlab mysql oracle python

muhammadtalhasami

 muhammadtalhasami

muhammadtalhasami

Popular repositories

  1. Football_management_system Football_management_system Public

    Football management system DBMS python GUI project repository

    Python 4 4

  2. RV32I_Single_Cycle RV32I_Single_Cycle Public

    This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer in…

    Verilog 2

  3. bank_managment_system bank_managment_system Public

    This is c++ repository which is based on implementation of oops topics like single , multiple and multilevel inheritance

    C++ 2

  4. oops oops Public

    Oops object oriented programming language.This repo is basically a learning journey that how you implements the oops concepts in c++

    C++ 1

  5. rv32I_single_cycle_logisim rv32I_single_cycle_logisim Public

    An implementation of rv32i single cycle processor on logisim

    1

  6. verilog_practice verilog_practice Public

    Verilog is a hardware description language. This repo is basically a learning journey of verilog

    Verilog