Skip to content

medalotte/SystemVerilog-UART

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

29 Commits
 
 
 
 
 
 
 
 

Repository files navigation

SystemVerilog-UART

Simple UART transmitter and receiver

Feature

  • You can freely specify the parameters that are baud rate, clock frequency and data width
  • Interface are designed by VALID-READY handshake
  • NOT supported parity bit

License

MIT

About

Simple UART transmitter and receiver

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published