Six-stage processor supporting the RV32I instruction set, written from scratch in Bluespec. Final design project submission for MIT 6.004, and a continuous work in progress since.
jaytlang/risc-y
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
Six stage RISC-V processor supporting the RV32I instruction set
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published