Objective: After designing two verilog decoders from 2 data input to 4 data output, connect these in order to create a 3-8 model and test for value possibilities. By definition, a decoder is a digital circuit that has (n) inputs and (2^n) outputs.
-
Notifications
You must be signed in to change notification settings - Fork 0
hidrogencloride/verilog-decoders
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A collection of decoders and their test benches simulated using Verilog.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published