Move BRAMQueue to targetutils

[abejgonzalez]

Downstream repos that use targetutils might want to instantiate queues that infer to BRAM (or other Xilinx memory primitives - i.e. URAMs). This PR exposes the BRAMQueue to targetutils so that users can add it. By default it defaults to inferring BRAM, but users can override this using the XDC hint utilities. Also adds a FireSimQueueHelper object that given a boolean chooses between a normal queue or BRAM queue (for ease of use).

Related PRs / Issues

UI / API Impact

Verilog / AGFI Compatibility

Contributor Checklist

• Is this PR's title suitable for inclusion in the changelog and have you added a changelog:<topic> label?
• Did you add Scaladoc/docstring/doxygen to every public function/method?
• Did you add at least one test demonstrating the PR?
• Did you delete any extraneous prints/debugging code?
• Did you state the UI / API impact?
• Did you specify the Verilog / AGFI compatibility impact?

• If applicable, did you regenerate and publicly share default AGFIs?

• If applicable, did you apply the ci:fpga-deploy label?

• If applicable, did you apply the Please Backport label?

Reviewer Checklist (only modified by reviewer)

Note: to run CI on PRs from forks, comment @Mergifyio copy main and manage the change from the new PR.

• Is the title suitable for inclusion in the changelog and does the PR have a changelog:<topic> label?
• Did you mark the proper release milestone?
• Did you check whether all relevant Contributor checkboxes have been checked?

[abejgonzalez]

Waiting for #1672 so we can run CI on this PR.

[junsunchoi]

Looks good

[junsunchoi]

Looks good to me

[abejgonzalez]

@mergify rebase

[mergify]

rebase

✅ Branch has been successfully rebased