Skip to content
View ekb0412's full-sized avatar
🎓
Studying
🎓
Studying
15 followers · 3 following

Achievements

Achievement: Starstruck
BetaSend feedback

Achievements

Achievement: Starstruck
BetaSend feedback
Block or Report

Block or report ekb0412

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ekb0412/README.md

Hi 👋, I'm Ekansh Bansal

I am a Very Ambitious person🥸

I take up all Learning opportunities to enhance my skills🧾 and know-how to cope up with failures💪

ekb0412

ekb0412


Coding

Connect with me:

ekanshbansal5 ekansh-bansal ekanshban483@gmail.com ekb_cool ekanshban483


  • 🔭 I’m currently working on ASIC_VLSI
  • 👨🏼‍🔬 I’m currently learning C/Python
  • 👯 I’m looking to collaborate on ASIC_VLSI_Projects
  • 🤔 Ask me about ASIC_VLSI

Languages and Tools:

c python Verilog xilinx canva MS Office


ekb0412 ekb0412

Pinned

  1. 100DaysofRTL 100DaysofRTL Public

    "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado

    Verilog 30 7

  2. ekb0412 ekb0412 Public

    Main Repository

    1