Skip to content

dschaefer/fpga-template

Repository files navigation

Project template for FPGA Development

Supports building SystemVerilog for the ulx3s using open source tools yosys, nextpnr, and Project Trellis. Includes test support using verilator and googletest.

The example is a blinking LED which flashes around once a second.

About

Project template for FPGA dev

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published