Discussions

• 1 You must be logged in to vote

  🙏

  Using cocotb without HDL for other standalone event based simulations

  eehusky asked May 8, 2024 in Q&A · Unanswered

  

  

  3
• 1 You must be logged in to vote

  🙏

  How can i use -f rtl.f for VERILOG_SOURCES in Makefile

  NanCui666 asked May 8, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Setting up paths to additional simlibs

  Detzi88 asked May 7, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  how can xcelim dump sim wave with cocotb?

  NanCui666 asked May 7, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  COCOTB + Verilator reads stale signal values when on clock posedge

  HakamAtassi asked Apr 30, 2024 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  AttributeError when accessing unpacked 2d array (with packed 1d array)

  sumpster asked Apr 28, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Code Coverage in Verilator

  VigneshRavisekar asked Apr 24, 2024 in Q&A · Closed · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  How to write in makefile to simulate xilinx IP in modelsim

  qgzln asked Mar 30, 2021 in Q&A · Answered

  

  

  

  

  8
• 1 You must be logged in to vote

  🙏

  Simulator support of Vivado IPs

  KolosKoblasz asked Jan 16, 2024 in Q&A · Answered

  

  

  

  

  3
• 1 You must be logged in to vote

  🙏

  How to simulate IP Cores in CocoTB?

  TarikHamedovic asked Apr 11, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Python segmentation fault when running embedded pytest test and UVM

  anrusal asked Apr 2, 2024 in Q&A · Unanswered

  

  

  2
• 2 You must be logged in to vote

  🙏

  vcs U-2023.03-SP1-1 plus conda python wont load

  emunoz-at-tt asked Mar 28, 2024 in Q&A · Unanswered

  

  

  

  

  10
• 1 You must be logged in to vote

  🙏

  error: ‘class Vtop’ has no member named ‘eventsPending’

  MFJI asked Apr 2, 2024 in Q&A · Unanswered

  

  

  

  

  3
• 1 You must be logged in to vote

  🙏

  Issue with First Test Having AttributeError when Accessing Submodule

  ajb497stanford asked Mar 29, 2024 in Q&A · Answered

  

  

  8
• 1 You must be logged in to vote

  🙏

  How to change TOPLEVEL to an instance within hierarchy

  scorbetta asked Mar 25, 2024 in Q&A · Unanswered

  

  

  

  

  5
• 1 You must be logged in to vote

  🙏

  The clock generation in the TB simulation using Python is slow

  jiao-x asked Mar 25, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Corrupted size vs Prev size. Aborted (core dumped) error

  ttDuong282 asked Mar 21, 2024 in Q&A · Unanswered

  

  

  4
• 1 You must be logged in to vote

  🙌

  JupyterLab Cocotb extension

  mmichilot started Dec 11, 2023 in Cocotb In The Wild

  

  

  

  

  5
• 1 You must be logged in to vote

  🙏

  Share the same software routiines to configure system in both cocotb simulation and actual hardware

  mvsoliveira asked Jan 1, 2024 in Q&A · Closed · Answered

  

  

  

  

  12
• 1 You must be logged in to vote

  🙏

  Cocotb equivalent to run_until_complete

  timothyscherer asked Mar 20, 2024 in Q&A · Answered

  

  

  

  

  8
• 1 You must be logged in to vote

  🙏

  trigger systemVerilog event with cocotb.

  M0stafaRady asked Mar 11, 2024 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  SLES15 SP4 OS support

  mahfou3q asked Mar 6, 2024 in Q&A · Unanswered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Execute _at a certain_ simulation time

  GiuseppeDiGuglielmo asked Feb 17, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  LogicArray and shift operations

  GiuseppeDiGuglielmo asked Feb 15, 2024 in Q&A · Closed · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Signal/Clock out of DUT

  Praetrorian asked Feb 8, 2024 in Q&A · Unanswered

  

  

  0