Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Error when building the project #3623

Open
iagrigorov opened this issue Apr 22, 2024 · 1 comment
Open

Error when building the project #3623

iagrigorov opened this issue Apr 22, 2024 · 1 comment

Comments

@iagrigorov
Copy link

iagrigorov commented Apr 22, 2024

Hello everyone!
When I am trying to build the project I get the following error:

1 targets failed
emulator[freechips.rocketchip.system.TestHarness,freechips.rocketchip.system.DefaultConfig].generator.elaborate os.SubprocessException: Result of /usr/lib/jvm/java-11-openjdk-amd64/bin/java…: 1
Interrupt map (2 harts 2 interrupts):
  [1, 2] => ldut


    os.proc.call(ProcessOps.scala:89)
    millbuild.build$Emulator$generator$.$anonfun$elaborate$2(build.sc:126)
    mill.define.Task$TraverseCtx.evaluate(Task.scala:71)
make: *** [Makefile:11: verilog] Error 1

What can cause this problem?

@iagrigorov iagrigorov reopened this Apr 22, 2024
@iagrigorov iagrigorov changed the title Error when building the r Error when building the project Apr 22, 2024
@jerryz123
Copy link
Contributor

I can only assume this is due to some issue with your system Java.
For an out-of-the-box environment that builds and simulates rocket-chip-based SoCs, you can try chipyard. https://github.com/ucb-bar/chipyard

Chipyard is a bit more user-friendly than the base rocket-chip repo.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants