We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Currently the only target in the root Makefile is "verilog" (and "clean").
It would be nice to have a simple "Hello world" simulation for verilator.
Currently there are the following broken links in the root Makefile:
How should I use the Rocket chip generator? Using the cycle-accurate Verilator simulation Mapping a Rocket core down to an FPGA Pushing a Rocket core through the VLSI tools How can I parameterize my Rocket chip?
How should I use the Rocket chip generator?
Using the cycle-accurate Verilator simulation Mapping a Rocket core down to an FPGA Pushing a Rocket core through the VLSI tools
How can I parameterize my Rocket chip?
I propose the following:
Thanks g
The text was updated successfully, but these errors were encountered:
No branches or pull requests
Currently the only target in the root Makefile is "verilog" (and "clean").
It would be nice to have a simple "Hello world" simulation for verilator.
Currently there are the following broken links in the root Makefile:
I propose the following:
Thanks
g
The text was updated successfully, but these errors were encountered: