Issues: black-parrot/black-parrot
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Potential PPA Optimization: I$ can have 32b banks
ppa_medium
Medium impact PPA improvement
unassigned
#1147
opened Dec 11, 2022 by
dpetrisko
Investigate Zachary Snow's SystemVerilog to Verilog HDL converter (sv2v)
unassigned
#1056
opened Mar 4, 2022 by
omasanori
Update references to the ISA manual to a ratified version
unassigned
#1038
opened Feb 17, 2022 by
omasanori
[Feature request] Write exception PC to mtval on instruction access fault
unassigned
#1018
opened Jan 30, 2022 by
mysoreanoop
BE testbench trace_gen.py generates trace replay commands with multiple widths
testing
Testing / verification related
unassigned
#1006
opened Jan 7, 2022 by
muwyse
Add DRAM base address register
enhancement
New feature or request
unassigned
#891
opened Jun 13, 2021 by
dpetrisko
Test higher DRAM space
enhancement
New feature or request
unassigned
#854
opened Apr 29, 2021 by
dpetrisko
bp-tests/uncached_mode_test passes on default configuration but fails with e_bp_unicore_l1_tiny_cfg
bug
Something isn't working
#847
opened Apr 22, 2021 by
WasabiFan
Update debug_boot.md with multicore paths
clarity
Code Clarity Issue
#818
opened Mar 26, 2021 by
dpetrisko
Switch verilator testbenches from Verilated:: to VerilatedContext
flow
Build issues or enhancements, makefile restructuring
help wanted
Extra attention is needed
unassigned
#817
opened Mar 25, 2021 by
troibe
Passthrough write-buffer for no-l2 configurations
enhancement
New feature or request
good class project
This would be a good project for an advanced student, used for pathfinding.
unassigned
#794
opened Mar 8, 2021 by
dpetrisko
Add assertion for dram size
clarity
Code Clarity Issue
unassigned
#792
opened Mar 5, 2021 by
dpetrisko
Add example quad core mapping to platform address map
clarity
Code Clarity Issue
help wanted
Extra attention is needed
unassigned
#790
opened Mar 5, 2021 by
dpetrisko
UC read/write ops in mem_cmd/mem_resp are unchecked
clarity
Code Clarity Issue
unassigned
#781
opened Feb 26, 2021 by
dpetrisko
Support Iterative Filling in Direct Mapped Cache Configurations
ppa_medium
Medium impact PPA improvement
#736
opened Jan 24, 2021 by
sripathi-muralitharan
Maintain FPGA Compatibility
bug
Something isn't working
testing
Testing / verification related
#728
opened Jan 8, 2021 by
farzamgl
Generalize memory map
clarity
Code Clarity Issue
enhancement
New feature or request
#719
opened Dec 23, 2020 by
dpetrisko
Previous Next
ProTip!
Add no:assignee to see everything that’s not assigned.