Skip to content
View ash-olakangal's full-sized avatar
Block or Report

Block or report ash-olakangal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. RISC-V-Processor RISC-V-Processor Public

    Verilog implementation of multi-stage 32-bit RISC-V processor

    Verilog 50 22

  2. Digital-Design Digital-Design Public

    A collection of commonly used combinational and sequential circuits

    Verilog

  3. FIFO_buffer FIFO_buffer Public

    A FIFO memory buffer implementation in verilog

    Verilog

  4. 15x4-compressor-adder 15x4-compressor-adder Public

    Verilog

  5. Electronic_Projects Electronic_Projects Public

    Some electronic projects

    Processing

  6. Python_projects Python_projects Public

    Some interesting python projects

    Python