Skip to content
View arhamhashmi01's full-sized avatar
🎯
Focusing
🎯
Focusing
Block or Report

Block or report arhamhashmi01

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
arhamhashmi01/README.md

banner Image

Hi πŸ‘‹, I'm Syed Arham Hashmi

A Passionate Computer Engineer

Computer Systems Engineering student passionate about technology and innovation. Proficient in programming languages like Python, Verilog,RISC-V Assembly and C++, I'm eager to contribute meaningfully to the field. Let's connect and explore opportunities together!

arhamhashmi01

arhamhashmi01

micro chip

  • 🌱 I’m currently learning VLSI | ASIC Design

  • πŸ’¬ Ask me about C++ | Verilog | Python | RISC-V Assembly

  • πŸ‘― I’m looking to collaborate on RISC-V

  • πŸ‘¨β€πŸ’» All of my projects are available at https://github.com/arhamhashmi01

  • πŸ“« How to reach me arhamhashmi82@gmail.com

Connect with me:

arham hashmi syed arham hashmi s.arham_hashmi

Languages and Tools:

cplusplus css3 figma git html5 linux matlab mysql oracle python

arhamhashmi01

Β arhamhashmi01

arhamhashmi01

Popular repositories

  1. rv32i-pipeline-processor rv32i-pipeline-processor Public

    This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog

    Verilog 5

  2. RV32I_Single_Cycle RV32I_Single_Cycle Public

    This repository contains the implementation of single cycle processor based on RISC-V ISA and implemented on "LOGISIM".

    Verilog 4

  3. rv32i-sv rv32i-sv Public

    This repository contain the implementation of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on System Verilog

    SystemVerilog 2 2

  4. verilog_practice verilog_practice Public

    Verilog 1

  5. RTL_Practice RTL_Practice Public

    Verilog 1

  6. Apartment-Management-System Apartment-Management-System Public

    Apartment Management System is a Desktop Application developed using Python/Tkinter and mysql database.

    Python 1