Skip to content
View anudeepnrao's full-sized avatar
πŸ’­
I may be slow to respond.
πŸ’­
I may be slow to respond.
Block or Report

Block or report anudeepnrao

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
anudeepnrao/README.md

Hi there πŸ‘‹ I'm Anudeep


  • πŸ”­ I’m currently working on ... my profile repo
  • 🌱 I’m currently learning ... RTOS,symaphores and lot more
  • πŸ’¬ Ask me about ...anything you feel apropriate
  • πŸ“« How to reach me: ... anudeep@anrlabs.co.in or visit https://anrlabs.co.in (blog under development)
  • πŸ˜„ Pronouns: ... Dasanagu Visheshanagu
  • ⚑ Fun fact: ... Estu antha helali πŸ€”

Projects I'm working on -

Pinned

  1. Arduino Arduino Public

    Forked from arduino/Arduino

    open-source electronics prototyping platform

    HTML 1

  2. scilab scilab Public

    Forked from opencollab/scilab

    Numerical computing software.

    Scilab 1

  3. anudeepnrao.github.io anudeepnrao.github.io Public

    Base code for portfolio site

    Verilog 1

  4. complex8smul complex8smul Public

    Complex Multiplier with 8bit unsigned operand inputs

    SystemVerilog

  5. pd_all pd_all Public

    Open Source IPs for teaching Physical Design Flow using Cadence Design Systems 17.2

    VHDL 1

  6. radar_wv_gen radar_wv_gen Public

    Radar waveform Generator using FPGA

    Verilog 2