common: hotfix add use_smartconnect #55
Conversation
Signed-off-by: Jorge Marques <jorge.marques@analog.com>
There was a problem hiding this comment.
Checked various projects to see why are they built with the latest changes and the DMA_SG project not. I dug a bit in the recent modifications in the HDL infrastructure updates as well, and I found that if the FPGA is set to be a 7-series one, then the HDL and Testbench projects are automatically built with Axi-Interconnect. In the DMA_SG case, the project was created using a 7-series FPGA, so the script was automatically waiting for old scripting commands. I request a change on the DMA_SG PR to solve this issue.
|
I'll put this PR in draft, up until we get an answer from Xilinx to see if the Smart Connect can be used to connect 16+ modules to it in low-area mode. Currently this is not working in the design, but according to the docs, it should. |
Sets default value to use_smartconnenct.
Previously I thought it would take from somewhere else for every tb, but that preconception is false since #54 is failing rebased to main.