Skip to content
View VenciFreeman's full-sized avatar
🌦️
Here comes the Rain...
🌦️
Here comes the Rain...
30 followers · 2 following
  • Intel Corporation
  • Shanghai, China

Achievements

Achievement: YOLOAchievement: Pair ExtraordinaireAchievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Shark
BetaSend feedback

Achievements

Achievement: YOLOAchievement: Pair ExtraordinaireAchievement: StarstruckAchievement: Arctic Code Vault ContributorAchievement: Pull Shark
BetaSend feedback
Block or Report

Block or report VenciFreeman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
VenciFreeman/README.md

Hi there

  • Now this account is mainly for Intel internal projects use, so there will not be too many public commits. There are also some repos during my university career on this account, which have basically stopped maintenance. They should all be free to use, but cooperation projects may need to check the license;
  • If there are questions, you can contact my personal email (vencifreeman@outlook.com), but please expect very few responses, thanks for understanding;
  • In general I am a hardware biased engineer now. I’m currently working on Intel server platform development, mainly on FPGA/CPLD development, so I use Verilog/SystemVerilog heavily. I also write some C/C++/Python scripts, but mostly for my own play or use;
  • I’m currently learning server platform design methodology and the code implementation of various firmware (CPLD, BIOS, BMC, etc.).

Pinned

  1. FFT_ChipDesign FFT_ChipDesign Public

    A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.

    Verilog 43 13

  2. RISC-V RISC-V Public

    A simple RISC-V CPU written in Verilog.

    Verilog 43 9

  3. BeforeSunrise BeforeSunrise Public

    A custom Typora markdown theme.

    CSS 2

  4. Notes Notes Public

    My notes in Markdown.

    3 1