Skip to content

Issues: VHDL/news

About
#1 opened Aug 18, 2020 by eine
Open
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

31 Open 5 Closed
31 Open 5 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

NEORV32: 32-bit RISC-V soft-core CPU and microcontroller-like SoC in VHDL cat: Cores Cores, designs, (co-simulation) libraries, etc.
#36 opened Feb 5, 2022 by umarcor
CHIPS Alliance Announces Xilinx as its Newest Member cat: News News
#35 opened Feb 5, 2022 by umarcor
OSVVM & UVVM: Differences and Unification cat: Articles Articles, reports, books...
#33 opened Oct 30, 2021 by umarcor
What Can GitHub Tell Us About the HDL Industry? (Part 5) cat: News News
#32 opened Oct 27, 2021 by umarcor
Joint ICTP, SAIFR and UNESP School on Systems-on-Chip, Embedded Microcontrollers and their Applications in Research and Industry cat: Articles Articles, reports, books...
#31 opened Oct 21, 2021 by umarcor
Open Source Verification Bundle (OSVB) cat: Show Show
#30 opened Oct 20, 2021 by umarcor
MINGW-packages for Electronic Design Automation (EDA) cat: Tools Tools
#27 opened Jan 19, 2021 by umarcor
Mixed HDL on Fomu, with GHDL and Yosys cat: Articles Articles, reports, books...
#26 opened Dec 2, 2020 by umarcor
VHDL/Verilog Cryptography cores incl. co-simulation with openSSL through GHDLs VHPIdirect cat: Cores Cores, designs, (co-simulation) libraries, etc.
#24 opened Nov 30, 2020 by tmeissner
Building and deploying container images for open source EDA cat: Tools Tools
#23 opened Nov 23, 2020 by eine
VHDL needs you! cat: News News
#22 opened Nov 13, 2020 by umarcor
Microwatt and GHDL - An Open Hardware CPU written in VHDL, Synthesized with Open Source Tools cat: Cores Cores, designs, (co-simulation) libraries, etc. cat: Tools Tools
#21 opened Oct 27, 2020 by umarcor
Structured constraint files for HDL designs targeting FPGA boards cat: Tools Tools
#20 opened Oct 22, 2020 by umarcor
What are the chances of having sb_ice40_components_syn.vhd freely distributed for the benefit of the community? cat: News News
#19 opened Oct 9, 2020 by umarcor
1
Docker dashboard (on Windows and Mac OS) cat: Tools Tools
#18 opened Oct 9, 2020 by eine
How to convert vhdl to other formats cat: News News
#17 opened Sep 28, 2020 by tmeissner
Combining VUnit tests with cocotb components cat: Show Show
#16 opened Sep 28, 2020 by umarcor
SusanaCanel - Proyectos VHDL cat: Articles Articles, reports, books...
#15 opened Sep 18, 2020 by umarcor
What Can GitHub Tell Us About the HDL Industry? (Part 4) cat: News News
#14 opened Sep 18, 2020 by umarcor
Open Source Formal Verification in VHDL cat: Articles Articles, reports, books...
#13 opened Sep 7, 2020 by Ahmad-Zaklouta
What Can GitHub Tell Us About the HDL Industry? (Part 3) cat: News News
#11 opened Sep 2, 2020 by umarcor
Learning FPGA programming, key points for a software developer cat: Articles Articles, reports, books...
#10 opened Sep 1, 2020 by eine
What’s new in VHDL-2019 - VHDLwhiz cat: Articles Articles, reports, books...
#9 opened Aug 28, 2020 by tmeissner
First VHDL-2019 examples on EDA playground cat: News News
#8 opened Aug 22, 2020 by tmeissner
Create your own VVC for UVVM cat: Articles Articles, reports, books...
#7 opened Aug 19, 2020 by Ahmad-Zaklouta
6
ProTip! Add no:assignee to see everything that’s not assigned.