Skip to content

Issues: UCSBarchlab/PyRTL

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

18 Open 211 Closed
18 Open 211 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Right shift operation semantics difference fix before version 1.0
#443 opened Apr 27, 2024 by timsherwood
Wires used but never driven
#422 opened Aug 6, 2022 by JulianKemmerer
6
Python 3.10 Support working in development branch
#421 opened Jul 26, 2022 by benjaminmordaunt
1
"toplevel" in verilog output is hardcoded beginner friendly A good target for undergrads to contribute to PyRTL enhancement Proposed feature requests and improvements
#420 opened Jun 13, 2022 by bjourne
Add bitmasked write to memories
#418 opened May 21, 2022 by timsherwood
1
fixed point enhancement Proposed feature requests and improvements
#417 opened May 20, 2022 by timsherwood
1
Add unit tests for different types of possible flip-flops importable as BLIF
#414 opened Feb 12, 2022 by mdko
1
Find better way to handle special WireVector subclasses like _MemIndexed confusing or uncaught error PyRTL error messages not sufficient for situation
#406 opened Sep 23, 2021 by mdko
Add automatic testing of Jupyter notebook files testing For issues related to unit tests and continuous integration.
#376 opened Jun 4, 2021 by mdko
1
Documentation missing interface for Block beginner friendly A good target for undergrads to contribute to PyRTL
#375 opened Jun 1, 2021 by timsherwood
Implement wrap_around in the barrel_shifter fix before version 1.0
#355 opened May 4, 2021 by mdko
Improve CompiledSimulation Iteration over Memory enhancement Proposed feature requests and improvements
#320 opened Feb 24, 2021 by mdko
@mdko
Make FastSimulation faster by combining it with Simulation
#265 opened Aug 29, 2019 by drholmie
Using output as a source (rather than a dest) throw internal error instead of user error beginner friendly A good target for undergrads to contribute to PyRTL confusing or uncaught error PyRTL error messages not sufficient for situation
#263 opened Jul 2, 2019 by timsherwood
ipynb examples - Example #4: use set_debug_mode() to provide more information
#245 opened Oct 15, 2018 by kmahorker
Add examples uses to the documentation beginner friendly A good target for undergrads to contribute to PyRTL enhancement Proposed feature requests and improvements fix before version 1.0
#236 opened May 31, 2018 by timsherwood
Controlling hardware simulation: Python test benches?
#226 opened Dec 19, 2016 by abe-k
11
Synchronous Reset for FPGA enhancement Proposed feature requests and improvements
#162 opened Jun 30, 2016 by jemcmahan13
1
ProTip! Updated in the last three days: updated:>2024-05-02.