Skip to content
View Thraetaona's full-sized avatar
🖥️
🖥️
Block or Report

Block or report Thraetaona

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Thraetaona/README.md

Work in-progress

Pinned

  1. EXACT EXACT Public

    A Bare-Metal Intel 8086 Emulator Written in Raw WebAssembly.

    WebAssembly 28 3

  2. A Simple VHDL Abstraction of an Effi... A Simple VHDL Abstraction of an Efficient Clock Prescaler Using Cascading Shift Registers
    1
    -------------------------------------------------------------------------------
    2
    -- SPDX-License-Identifier: LGPL-3.0-or-later or CERN-OHL-W-2.0
    3
    -- 
    4
    -- srl_prescaler.vhd: A Simple VHDL Abstraction of an Efficient Clock
    5
    --     Prescaler Using Cascading Shift Registers.
  3. Innervator Innervator Public

    Innervator: Hardware Acceleration for Artificial Neural Networks in FPGA using VHDL.

    VHDL 4

  4. Innervate Innervate Public

    A simple and free-from-overcomplications implementation of artificial neural networks ("ANN") using only Python and NumPy.

    Python 3

  5. Inventive Inventive Public

    Writing & painting using a laser

    1