π Iβm currently an Undergrad student from PES University, Bangalore
π± Iβm currently working on VLSI ASIC design
π¬ Ask me about verilog, systemverilog, FPGA, C, Hardware Programming
-
PES University
-
23:47
(UTC +05:30) - in/mohankrishnand
Block or Report
Block or report Tech-mohankrishna
Report abuse
Contact GitHub support about this userβs behavior. Learn more about reporting abuse.
Report abusePinned
-
pes_bcdbin
pes_bcdbin PublicThis repository deals with BCD to binary conversion using iverilog as a simulator and yosys as a synthesis tool.
Verilog
-
-
Embedded_Sytem_Design
Embedded_Sytem_Design PublicThis course utilizes the ARM Cortex M3 LPC1768 board is an intensive program focused on providing students with a comprehensive understanding of embedded systems and their design principles. It is β¦
HTML
-
Web-Development-MERN_STACK
Web-Development-MERN_STACK PublicFull Stack Web Development using MERN
JavaScript
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.