Feature package for efficient CPU simulation

May be split into multiple smaller updates.

• Custom components
• VHDL export
• Bus wires
• Screenshots
• (7-segment) display
• Dependency checks
• Four-value logic
• Output trace view graph
• Delay times (adjustable/monitorable)
• More standard components
• Tutorial / example circuits