Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SiWx917] Added fixes for 917 SoC timer issue #198

Merged
merged 6 commits into from May 10, 2024

Conversation

bhmanda-silabs
Copy link
Collaborator

Problem / Feature
Timers are inconsistent with non-sleepy applications

Change overview
With non-sleepy applications ,RTOS Software Timer drift while using an RC-32MHz as a Core reference Clock. It has been changed to 40MHZ and timers are working accurately

Testing
Tested manually Tc-su_2_01 step 2, tc_su_2_02 step 2, tc_su_2_05 step 3 and tc_su_2_05 step 4

@selissia
Copy link
Collaborator

selissia commented May 8, 2024

For the record, what was changed in the project to produce this generated file? Was it just the clock frequency change (a component config, I presume) or some other additional changes? Just trying to understand where the logic changes in soc_pll_config() came from.

@bhmanda-silabs
Copy link
Collaborator Author

For the record, what was changed in the project to produce this generated file? Was it just the clock frequency change (a component config, I presume) or some other additional changes? Just trying to understand where the logic changes in soc_pll_config() came from.

Hi @selissia , This file rsi_hal_mcu_m4.c is not an autogenerated file. This file has been maintained for 917SoC platform to configure the clock for non-sleepy apps.

@jmartinez-silabs
Copy link
Collaborator

Will this file work with CSA master? As you are targeting main, will this prevent us from adding other commits on top and bump the submodule on csa ?

@bhmanda-silabs
Copy link
Collaborator Author

Will this file work with CSA master? As you are targeting main, will this prevent us from adding other commits on top and bump the submodule on csa ?

@jmartinez-silabs , I have validated the changes on RC_2.3.0-1.3 and silabs_slc_1.3 , it is working fine. I couldn't test on CSA as CSA is broken on SoC. These are clock related changes , will definitely work on CSA too.

@chirag-silabs chirag-silabs merged commit 5561dbd into main May 10, 2024
2 checks passed
@chirag-silabs chirag-silabs deleted the bugfix/timer_inaccurate_with_non_sleepy branch May 10, 2024 04:39
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
4 participants