Skip to content

SHembram18/Digital-Logic-assignment-

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

26 Commits

AND_gate

AND_gate

 
 

D__flip flop

D__flip flop

 
 

JK___flip flop

JK___flip flop

 
 

NAND_gate

NAND_gate

 
 

NOR_gate

NOR_gate

 
 

NOT_gate

NOT_gate

 
 

OR_gate

OR_gate

 
 

SEVEN__SEGMENTATION

SEVEN__SEGMENTATION

 
 

T flip flop

T flip flop

 
 

XNOR

XNOR

 
 

XOR_gate

XOR_gate

 
 

README.md

README.md

 
 

Repository files navigation

Digital-Logic-assignment-

Welcome to the Digital-Logic-assignment- repository

THANKS FOR VISITING THE PAGE !!!

About

VHDL___programming

Topics

vhdl-modules vhdl-code digitallogic

Resources

Readme
Activity

Stars

3 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published