Italian Electronics Engineering PhD Student @ University of Genova!
-
University of Genova, Italy
- Italy
-
16:20
(UTC +02:00) - @Rikpi_
Highlights
- Pro
Block or Report
Block or report RikPi
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
riscv-based-myth
riscv-based-myth PublicRepository of the course RISC-V Based Myth I followed in September 2023
TL-Verilog 1
-
CycloneVSE_FrameworkExpansionCard
CycloneVSE_FrameworkExpansionCard PublicFramework expansion card design for 5CSEBA2U19 Intel FPGA
HTML
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.