Skip to content
View PrashanthHC16's full-sized avatar
Block or Report

Block or report PrashanthHC16

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Approximate-Multiplier Approximate-Multiplier Public

    Approximate Multipliers of 8bit and 16bit operands, built with approximate compressors.

    Verilog 7 1

  2. Audio-Synthesizer-on-Xilinx-FPGAs Audio-Synthesizer-on-Xilinx-FPGAs Public

    Verilog 2 1

  3. Approximate-Multipliers Approximate-Multipliers Public

    Approximate multipliers of 8bit and 16bit

    Verilog 1

  4. RISCV-Tomasulo RISCV-Tomasulo Public

    Verilog 1

  5. RISCV-Vector-Processor RISCV-Vector-Processor Public

    SystemVerilog 1 2

  6. FinalYearProject FinalYearProject Public

    Forked from pavanmadiwa/FinalYearProject

    The entire code for our project should be here.

    Lua