Skip to content
View OYounis's full-sized avatar
7 followers · 10 following
Block or Report

Block or report OYounis

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. alaasal/GPCore alaasal/GPCore Public

    This is the base repo for our graduation project in AlexU 21

    SystemVerilog 28 13

  2. IEEE-SSCS/AES IEEE-SSCS/AES Public

    SystemVerilog 1 4

  3. UVM-RV UVM-RV Public

    SystemVerilog 2

  4. RTLblocks RTLblocks Public

    Common RTL blocks I use

    SystemVerilog 1

  5. GAP GAP Public

    A generic agent pattern that can be reused with multiple interfaces/protocols

    SystemVerilog 1 2

  6. TEV TEV Public

    RV32/64IMAC Core