Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
stimulus		stimulus
I2S.xise		I2S.xise
I2SBUS.pdf		I2SBUS.pdf
LICENSE		LICENSE
README.md		README.md
bus_cnt_width.v		bus_cnt_width.v
i2s_top_rx.v		i2s_top_rx.v
i2s_top_tx.v		i2s_top_tx.v
signal_sync.v		signal_sync.v
test_i2s_top_rx.v		test_i2s_top_rx.v
test_i2s_top_trx.v		test_i2s_top_trx.v
test_i2s_top_tx.v		test_i2s_top_tx.v
test_signal_sync.v		test_signal_sync.v

Repository files navigation

Verilog-I2S-Transciever

I2S transciever implemented in Verilog HDL

About

I2S transciever implemented in Verilog HDL

python verilog-hdl i2s-audio

GPL-3.0 license

Report repository

Releases

No releases published

Packages

No packages published

Languages