Work in progress of an FPGA implementation of a binary neural network accelerator
This is a snapshot of the developement work on a binary neural network accelerator based on the TASTE framework. Soon there will be a first release featuring proper documentation and build instruction for ISE, GHDL and Python.