Skip to content
View GabbedT's full-sized avatar
🎯
Focusing
🎯
Focusing
3 followers · 2 following
Block or Report

Block or report GabbedT

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
GabbedT/README.md

Hi there 👋

I'm currently studying Computer Engineering at University of Palermo (UNIPA). I love hardware related stuffs, in particular chip design (FPGAs, ASICs ...).

📧 How to reach me:

📚 Currently self studying:

  • RISC-V ISA
  • Embedded Systems
  • Microcontroller programming
  • Verification
  • C++ language

Pinned

  1. ZenithSoC ZenithSoC Public

    General purpose FPGA based System On Chip built around a powerful RISC-V 32 bit CPU.

    SystemVerilog

  2. ApogeoRV ApogeoRV Public

    A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.

    SystemVerilog 13 1

  3. UART-Controller UART-Controller Public

    UART controller that uses a master-slave architecture to enstablish a communication with the other device during the configuration process. This repository provides RTL code and testbench for the d…

    SystemVerilog 4