Implementation of a simple cache controller. The cache is direct-mapped with 32-bit addresses, 1024 blocks and a total size of 16KiB. Created for learning purposes.
-
Notifications
You must be signed in to change notification settings - Fork 0
Simple cache controller in VHDL.
License
Feqzz/cache-controller
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Simple cache controller in VHDL.