This is "2021 NTHU CS613200 Advanced Logic Synthesis" course project.
Implement a two-stage algorithm for technology mapping in FPGA design.
EricLu1218/Advanced_Logic_Synthesis
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
2021 NTHU CS6132 (CS613200) Advanced Logic Synthesis Course Project (include Technology Mapping)