Skip to content
View CodiieSB's full-sized avatar
Block or Report

Block or report CodiieSB

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. VHDL-DFlipFlop VHDL-DFlipFlop Public

    The VHDL code describes a D flip-flop with synchronous reset functionality.

    VHDL

  2. VHDL-2x4Decoder VHDL-2x4Decoder Public

    The VHDL code implements a 2x4 decoder, converting two input signals into four output signals based on the input combinations.

    VHDL

  3. VHDL-4x1MUX VHDL-4x1MUX Public

    The VHDL code implements a 4x1 multiplexer (MUX), selecting one of four input signals based on the two select lines and producing a single output.

    VHDL

  4. VHDL-4Bit_UpCounter VHDL-4Bit_UpCounter Public

    A 4-bit up counter is a digital circuit that increments its output by one with each clock pulse, counting from 0000 to 1111 in binary, and resetting back to 0000 after reaching 1111.

    VHDL

  5. VHDL-4Bit_DownCounter VHDL-4Bit_DownCounter Public

    A 4-bit down counter is a digital circuit that counts down from a preset value to zero, decreasing by one with each clock pulse.

    VHDL

  6. VHDL-4Bit_UpDownCounter VHDL-4Bit_UpDownCounter Public

    A 4-bit up-down counter is a digital circuit capable of counting both upwards and downwards in binary, typically controlled by an up/down input signal.

    VHDL