Skip to content

Archaeoraptor/latch

Repository files navigation

FPGA频率计

这是一个VHDL的频率计,主要模块有:

  • 分频器
  • 闸门选择
  • 计数器
  • 锁存器
  • 数码管扫描显示

About

a latch written in VHDL

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages