Skip to content
View 21st-centuryman's full-sized avatar
πŸ›Έ
Very much not agile
πŸ›Έ
Very much not agile
Block or Report

Block or report 21st-centuryman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
21st-centuryman/README.md

Alex

Swede, programmer, and life enjoyer.

Click the buttons below for my fav repos.
Projects

Website Homelab thesis

Dotfiles Algorithms riscycore

Programming languages

Haskell Elixir Typescript

⇁ Welcome

If you want to follow me, I hope you enjoy this journey.

⇁ Current status

  • πŸ”­ I want to make AI more free and open.
  • πŸ“– I study electronics and computer science at KTH
  • 🌱 I’m currently working on three projects.
    • Thesis: Writing a ML framework in Rust
    • Homelabbing: setting up reverse proxies, and other issues, all mentioned in project.
    • Advent of Code: I have set a goal to code in pytorch/tinygrad, haskell, python or rust.
  • πŸ’€ I’m currently procrastinating on these projects.
    • RISCY Core: Write a 32 bit computer in RISC-V, with all basic extensions. Then extend it to 64.
    • Livermore: Process and analyze data from Yahoo finance API
    • openscad-preview: A neovim plugin that will render the openscad code in a browser using web assembly. I don't like the openscad app renderer. I need to get a 3d printer first lol.
  • πŸ‘¨β€πŸ’» I livestream my learning on my twitch from time to time

Pinned

  1. teeny-kth/teenygrad teeny-kth/teenygrad Public

    A teenygrad implementation using Rust

    Rust 2

  2. homelab homelab Public

    A collection of files and documentation for my homelabbing

    Shell

  3. riscy_core riscy_core Public

    WIP: Very much a RISC-V core, written in SystemVerilog

    SystemVerilog 1

  4. dotfiles dotfiles Public

    A collection of my dotfiles to make configuration of programs easier

    Lua