Skip to content
View 02stevenyang850527's full-sized avatar
Block or Report

Block or report 02stevenyang850527

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. CORDIC_ZOO CORDIC_ZOO Public

    MATALB Implementation of all modes of CORDIC

    MATLAB

  2. CVSD CVSD Public

    Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring

    Verilog 15 1

  3. Digital-Circuit-Design-Lab Digital-Circuit-Design-Lab Public

    Forked from tskuo/Digital-Circuit-Design-Lab

    Using Altera FPGA (DE2-115) to finish 3 labs and 1 final project

    SystemVerilog

  4. MLDS2018SPRING MLDS2018SPRING Public

    CommE 5045, Machine Learning and Having It Deep and Structured, 2018 Spring, National Taiwan University (NTU)

    Python

  5. sp_2017_fall sp_2017_fall Public

    implement LSTM in haradware

    MATLAB

  6. sp_2017_spring sp_2017_spring Public

    Go through the flow of the digital circuit design and tape out the chip