Skip to content

Pull requests: OpenXiangShan/XiangShan

New pull request New
36 Open 2,655 Closed
36 Open 2,655 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

VirtualLoadQueue: remove useless logic
#3066 opened Jun 12, 2024 by good-circle • Draft
VPU: fix vfreduction bug; remove redundant logic for scalar compute
#3065 opened Jun 12, 2024 by lewislzh Loading…
MISC: skip CI for commits that do not modify core sources.
#3064 opened Jun 12, 2024 by cebarobot Loading…
2
DCache: Move L2 refill error signal to refill_info
#3063 opened Jun 12, 2024 by bosscharlie Loading…
Fix timing of memblock
#3062 opened Jun 12, 2024 by good-circle • Draft
Add format checking for XiangShan
#3061 opened Jun 12, 2024 by Yan-Muzi Loading…
IssueQueue: when src0-2 read vector reg #0, transfer to src3 to read v0
#3060 opened Jun 12, 2024 by sinsanction Loading…
vset: fix old vl read for vsetvl and vsetvli instructions
#3058 opened Jun 11, 2024 by Ziyue-Zhang Loading…
vfalu: Use oldVd as input to mgu in last Uop for vfred inst
#3056 opened Jun 11, 2024 by sinceforYy Loading…
Revert "LSQ: optimize static clock gating coverage (#3023)"
#3055 opened Jun 11, 2024 by Tang-Haojin Loading…
Timing optimization for MemScheduler
#3054 opened Jun 11, 2024 by sinsanction Loading…
Frontend new ICache
#3051 opened Jun 7, 2024 by ssszwic Loading…
1
Update CODEOWNERS about ICache
#3050 opened Jun 7, 2024 by ssszwic Loading…
L1CacheErrorInfo: code refactor for correct and convenient clockgate refactor Just make code pretty security Some designs may introduce security issues
#3044 opened Jun 5, 2024 by Maxpicca-Li Loading…
1
IFU: fix the bug of postponing MMIO instruction fetch strategy
#3038 opened Jun 4, 2024 by my-mayfly Loading…
2
bpu: use (27, 12, 12) segmented PC in BPU
#3027 opened Jun 1, 2024 by eastonman Loading…
1
memblock: add rest clockgate of reg. power about power design or optimization
#3017 opened May 28, 2024 by Maxpicca-Li Loading…
6
Bump huancun: fix dual-core bug
#3013 opened May 27, 2024 by sumailyyc Loading…
ICache: fence.i should flush mainPipe
#3004 opened May 23, 2024 by ngc7331 Loading…
4
exception: check high bits of target in brh and jmp
#3003 opened May 23, 2024 by Tang-Haojin Loading…
8
Merge ftb low power & fix fallThroughAddr calculation.
#2997 opened May 21, 2024 by sleep-zzz Loading…
8
ftb:Higher register function merging. (higher regs clock gating efficiency)
#2981 opened May 13, 2024 by sleep-zzz Loading…
2
IFU: cut the number of PC registers
#2979 opened May 13, 2024 by my-mayfly Loading…
2
wpu:fix the issue of abnormal power power about power design or optimization
#2976 opened May 13, 2024 by Maxpicca-Li Loading…
1
CSR: do not skip CSR instructions for mip
#2970 opened May 10, 2024 by poemonsense • Draft
2
ProTip! Type g i on any issue or pull request to go back to the issue listing page.