Skip to content
/ verilog-digital-circuit-codes Public

simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)

5 stars 1 fork Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

mahdizynali/verilog-digital-circuit-codes

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

12 Commits

arithmaticUnit.v

arithmaticUnit.v

 
 

fullAdder.v

fullAdder.v

 
 

fullAdder_8bit.v

fullAdder_8bit.v

 
 

halfAdder.v

halfAdder.v

 
 

logicUnit.v

logicUnit.v

 
 

mux2to1.v

mux2to1.v

 
 

mux4to1.v

mux4to1.v

 
 

mux4to1_8bit.v

mux4to1_8bit.v

 
 

shiftLeftUnit.v

shiftLeftUnit.v

 
 

shiftRightUnit.v

shiftRightUnit.v

 
 

About

simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)

Topics

logic verilog fulladder mux multiplexer shift-register halfadder arithmatic shift-left verilog-code shift-right fullsubtractor halfsubtractor
Activity

Stars

5 stars

Watchers

1 watching

Forks

1 fork
Report repository

Releases

No releases published

Packages

No packages published

Languages