Projects completed in Verilog while in attendance at CSUF
Design a ripple-carry adder (RCA) using full adders as components
This lab will be covering a direct mapped cache, processor and main memory. The program that I opted to use to compile this lab was Modelsim Quartus from Intel because Vivado failed to simulate on Vivado.
