🌐
I'm a PhD student at IIT Kanpur in Electrical Engineering.
Block or Report
Block or report yawar-hayat
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
BSIM-BULK
BSIM-BULK PublicThis repository contains easily accessible collection of BSIM-BULK (formerly known as BSIM6) models.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.